# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

09-033940

(43)Date of publication of application: 07.02.1997

(51)Int.CI.

G02F 1/1345 H01L 21/60

(21)Application number: 07-178418

(71)Applicant: CITIZEN WATCH CO LTD

(22)Date of filing:

14.07.1995


(72)Inventor: KANEKO YASUSHI

**NAGASHIMA TAKAYUKI** 

# (54) MOUNT STRUCTURE FOR SEMICONDUCTOR CHIP FOR DRIVING DISPLAY PANEL (57) Abstract:

PROBLEM TO BE SOLVED: To improve connection reliability by reducing a cross phenomenon by the reduction of input resistance and preventing a connection part from being broken by the reinforcement of an auxiliary substrate.

SOLUTION: The mount structure consists of an FPC 5 which has metal, wiring, a display panel substrate 1 which has a display driving connection electrode, a semiconductor chip 7 which has an input projection electrode 8 and an output projection electrode 9 adhered to the metal wiring 6 and display driving connection wiring with conductive adhesives 10 over both the FPC 5 and display panel substrate 1, and an auxiliary substrate 3 which is backed over both the FPC 5 and display panel substrate 1 and reinforces the abutting parts of both. Then the auxiliary substrate 3 has an upper-stage part and a lower-stage part which are different in height because of a step; and the metal wiring 6 is adhered and fixed to the upper-stage part and the display driving connection electrode 2 is adhered and



the display driving connection electrode 2 is adhered and fixed to the lower stage part so that the both are almost in level with each other

# **LEGAL STATUS**

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection] [Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### [Claim(s)]

[Claim 1] A flexible printing substrate which has metal wiring A display-panel substrate which constitutes some display panels and has a display drive connection electrode in a periphery A semiconductor chip which has an input projection electrode and an output projection electrode which have been pasted up on said metal wiring and said display drive connection wiring with electroconductive glue ranging over both said flexible printing substrate and said display-panel substrate, respectively An auxiliary substrate with which it is backed ranging over both said flexible printing substrate and said display-panel substrate, and both contact section is reinforced It is the mounting structure of a semiconductor chip for a display-panel drive equipped with the above, and is characterized by carrying out the former at the upper case section, and said auxiliary substrate carrying out adhesion immobilization of the latter at the lower-berth section, respectively so that it may have the upper case section and the lower-berth section from which height differs with a level difference and said metal wiring and said display drive connection electrode may be mostly located in a line on the same plane.

[Detailed Description of the Invention]

[0001]

[Industrial Application] This invention relates to the mounting structure of the semiconductor chip by the COG method (Chip On Glass) which carries out direct continuation of the semiconductor chip to a display-panel substrate especially using a flexible printing substrate (the following, FPC, and publication) about the connection structure of display-panel substrates, such as a liquid crystal display, an electroluminescence (EL) display, and a light emitting diode (LED) display, and a semiconductor chip.

[0002]

Description of the Prior Art] There is a method of mounting TCP (Tape Carrier Package) package-ized by the TAB method (TapeAutomated Bonding) in a display-panel substrate as a conventional example which mounts the semiconductor chip to a display panel. Moreover, a semiconductor chip is connected to a direct presentation panel substrate by the COG method

(Chip On Glass), and there is structure of mounting FPC in the wiring on the display-panel substrate in connection with a power supply and an input signal.

[0003] However, in connection between FPC and a display-panel substrate, when the connection pitch of 100 micrometers or less is required, the COG method in which semiconductor chip complete mounting is possible is used. Hereafter, the conventional COG method is explained using drawing 6. Drawing 6 is the \*\* type enlarged view showing the cross-section configuration in the condition of having used the COG method and having connected a semiconductor chip 7 and FPC5 on the display-panel substrate 1.

[0004] With plating or a vacuum deposition method, the metal of copper metallurgy is used and the input projection electrode 8 and the output projection electrode 9 are formed in a semiconductor chip 7. Next, the electroconductive glue 10 which mixed the electric conduction grain at the adhesives of an epoxy system is applied to the point of said input projection electrode 8 and the output projection electrode 9 with print processes or a dip method. The location of a semiconductor chip 7 and the display-panel substrate 1 is doubled using a binocular microscope after that, and the output projection electrode 9 and the input projection electrode 8 are connected to the display drive connection electrode 2 and the input connection electrode 21 which have been arranged to the display-panel substrate 1 which consists of glass, respectively. Said display drive connection electrode 2 and the input connection electrode 21 consist of transparence electric conduction films, such as Indium Tin Oxide (the following, ITO, and publication).

[0005] Furthermore it heat treats and electroconductive glue 10 is stiffened. Thereby, electrical installation with good output projection electrode 9, display drive connection electrode 2 and input projection electrode 8, and input connection electrode 21 is obtained. It heat treats by slushing into the crevice between a semiconductor chip 7 and the display-panel substrate 1 after that the insulating resin 11 which consists of organic system materials, such as an epoxy system, and insulating resin 11 is stiffened. Next, alignment of the metal wiring 6 of FPC5 and the input connection electrode 21 of the display-panel substrate 1 is carried out, and the FPC connection and the metal wiring 6 which hit the periphery section of the input connection electrode 21 are connected using the different direction conductive liner sheet which mixed the electric conduction grain in the thermosetting resin sheet.

[0006] Although the resistance of the metal wiring 6 of FPC5 mounted by the above method is small, since the input connection electrode 21 is formed for it by high ITO of resistance with 1 ohm or less, input resistance will become dozens of ohms or more. Therefore, the supply voltage inputted into a semiconductor chip 7 is not stabilized, but supply voltage is changed with a display image, and it becomes easy to generate the cross talk phenomenon in which the display of those other than a display pattern is influenced.

[0007] Then, in order to solve this problem, how to use electroconductive glue 10 and to paste up the input projection electrode 8 of a semiconductor device 7 and the metal wiring 6 of FPC5

directly can be considered. The example is explained using <u>drawing 7</u> below. Alignment is performed for the metal wiring 6 on the display drive connection electrode 2 on the display panel substrate 1 which consists of glass, and FPC5 using a binocular microscope, and the display panel substrate 1 and FPC5 are pasted up through adhesives 4. Adhesives 4 may be thermosetting epoxy system adhesives etc., and either the shape of a liquid or a film has as them. A level difference is formed in the field of the display drive connection wiring 2 on the display panel substrate 1, and the field of the metal wiring 6 on FPC5 at this time.

[0008] Next, on a semiconductor chip 7, with plating etc., the metal of copper metallurgy is used and the input projection electrode 8 and the output projection electrode 19 are formed. The height of the output projection electrode 19 is made larger than the height of the input projection electrode 8 so that a level difference may be made to the input projection electrode 8 and the output projection electrode 19 at this time. The value of this level difference is formed so that it may become the same as that of what applied the thickness of FPC5 which has the metal wiring 6, and the thickness of said adhesives. Next, the electroconductive glue 10 which mixed the electric conduction grain at the adhesives of an epoxy system is applied to the point of the input projection electrode 8 and the output projection electrode 19 with print processes or a dip method. After that, using a binocular microscope, doubling is performed for the location of a semiconductor chip 7, the display drive connection electrode 2 arranged to the display-panel substrate 1, and the metal wiring 6 on FPC, and the output projection electrode 19 and the input projection electrode 8 are connected to the display drive connection electrode 2 and the metal wiring 6, respectively. Furthermore it heat-treats and electroconductive glue 10 is stiffened. Thereby, electrical installation with good output projection electrode 19, display drive connection electrode 2 and input projection electrode 8, and metal wiring 6 is obtained.

[0009] According to the above method, input resistance is reduced by several ohms or less. Therefore, the supply voltage inputted into a semiconductor chip 7 will be stabilized, and the cross talk phenomenon of a display panel will be improved. However, the height of the input projection electrode 8 of a semiconductor chip 7 will become [ the height of the output projection electrode 19 ] very as high as 110·130 micrometers so much at 5-20 micrometers. Although it is possible, processing of this output projection electrode 19 is not desirable if the method of application and mass-production nature of the stability as an electrode and electroconductive glue are taken into consideration.

[0010] then, the height of an output projection electrode and the height of an input projection electrode — \*\* — how to paste up the input projection electrode 8 and the metal wiring 6 directly can be considered as the same. The example is explained using <u>drawing 8</u> below. With plating or a vacuum deposition method, the metal of copper metallurgy is used and the input projection electrode 18 and the output projection electrode 9 are formed in a semiconductor chip 7. Next, the electroconductive glue 10 which mixed the electric conduction grain at the

adhesives of an epoxy system is applied to the point of said output projection electrode 9 with print processes or a dip method. Then, as the input projection electrode 18 comes out of the display drive connection electrode 2 of the display-panel substrate 1, and the output projection electrode 9 prepared in the semiconductor chip 7 to the exterior of the display-panel substrate 1 using a binocular microscope, alignment is performed using a binocular microscope. A semiconductor chip 7 is pressurized continuously and the display-panel substrate 1 is made to heat and harden electroconductive glue 10, where temporary connection is made.

[0011] Next, it is made to heat and harden after pouring into the boundary region of the output projection electrode 9 of a semiconductor chip 7 the insulating resin 11 which consists of organic materials, such as an epoxy system and a rubber system. At this production process, it takes care that insulating resin 11 does not turn around the input projection electrode 18. Next, temporary adhesion of the different direction conductive sheet 12 is carried out at FPC5. Moreover, a semiconductor chip 7 performs alignment of the metal wiring 6 of FPC5, and the input projection electrode 18 of a semiconductor chip 7 in the downward condition. Thermocompression bonding of the different direction conductive sheet 12 is continuously carried out from the FPC5 side, and FPC5 and a semiconductor chip 7 are pasted up. The input projection electrode 18 is connected with the metal wiring 6 by this. Although illustration has not been carried out to the last, an epoxy system and rubber system resin are formed around FPC5 and a semiconductor chip 7, and each connection is protected. According to the above method, the height of the output projection electrode 9 can be set to 5-20 micrometers. However, this mounting structure also has a fear of a connection being damaged, when external force is added in a manufacturing process and after completion, and it is not desirable in respect of mass-production nature.

# [0012]

[Problem(s) to be Solved by the Invention] Then, the technical problem of this invention is equipped with high connection reliability by reinforcing a connection so that it may not damage, even when direct continuation of metal wiring of FPC and the input projection electrode of a semiconductor chip is carried out when a semiconductor chip is mounted by the COG method to a display panel, and external force joins a display panel, and it is to offer the mounting structure of a semiconductor chip excellent in mass-production nature.

## [0013]

[Means for Solving the Problem] In order to solve the above-mentioned technical problem mounting structure of a semiconductor chip for a display-panel drive of this invention A flexible printing substrate which has metal wiring, and a display-panel substrate which constitutes some display panels and has a display drive connection electrode in a periphery, A semiconductor chip which has an input projection electrode and an output projection electrode which have been pasted up on said metal wiring and said display drive connection wiring with

electroconductive glue ranging over both said flexible printing substrate and said display-panel substrate, respectively. It is the mounting structure which consists of an auxiliary substrate with which it is backed ranging over both said flexible printing substrate and said display-panel substrate, and both contact section is reinforced. It is characterized by carrying out the former at the upper case section, and said auxiliary substrate carrying out adhesion immobilization of the latter at the lower-berth section, respectively so that it may have the upper case section and the lower-berth section from which height differs with a level difference and said metal wiring and said display drive connection electrode may be mostly located in a line on the same plane.

# [0014]

[Function] The display-panel substrate which has a display drive connection electrode is pasted up on the lower-berth section of an auxiliary substrate which has the level difference which consists of the upper case section and the lower-berth section, and FPC which has metal wiring in the upper case section next is pasted up. At this time, the level difference of an auxiliary substrate is set as the same value as the difference of the thickness of a display panel substrate, and the thickness of FPC so that a display drive connection electrode and metal wiring may be mostly located in a line on the same plane. Next, ranging over both FPC and display panel substrate, the input projection electrode and output projection electrode on a semiconductor chip are connected to metal wiring and display drive connection wiring with electroconductive glue, respectively. Consequently, a cross talk phenomenon can be suppressed by direct continuation of metal wiring and the input projection electrode being carried out through electroconductive glue, they making small input connection resistance to a semiconductor chip, and stabilizing the supply voltage to input. Furthermore, an auxiliary substrate backs ranging over both FPC and display panel substrate, and has the mounting structure of reinforcing each connection of metal wiring, an input projection electrode, and a display drive connection wiring and an output projection electrode, consequently, mounting of a semiconductor chip .. it becomes possible in process to be able to prevent failure of a connection also to the external force accidentally added after completion, and to raise connection reliability.

## [0015]

[Example] The example of this invention is explained based on a drawing. <u>Drawing 1</u> is the \*\* type enlarged view showing the cross-section configuration of the mounting structure of the semiconductor chip of the example of this invention. <u>Drawing 2</u> is the \*\* type enlarged view showing the cross-section configuration of the auxiliary substrate in the example of this invention. <u>Drawing 3</u> and <u>drawing 4</u> are the \*\* type enlarged views showing the cross-section configuration of the middle production process of the mounting method of the semiconductor chip of the example of this invention. <u>Drawing 5</u> is the \*\* type enlarged view showing the shape of a plan type of the mounting structure of the semiconductor chip of the example of

this invention.

[0016] The mounting structure of the semiconductor chip in a liquid crystal display is explained as an example about the example of this invention below. The auxiliary substrate 3 shown in drawing 2 consists of a thermosetting epoxy resin, carries out fabrication using metal mold, and has the upper case section 31 and the lower-berth section 32. Next, as shown in drawing 3, it consisted of glass, and pressurizing the display-panel substrate 1 which has arranged the display drive connection electrode 2 to the periphery with a heat tool through adhesives 4 at the lower-berth section 32 of the auxiliary substrate 3, it heated at 80-120 degrees C, adhesives 4 were stiffened, and it pasted up. The above-mentioned display drive connection electrode 2 consists of transparence electric conduction films, such as ITO.

[0017] next, the display-panel substrate 1 pasted up on the lower-berth section 32 of the auxiliary substrate 3 as shown in drawing 5 ·· \*\* ·· alignment is performed to FPC5 using the alignment mark 15 prepared, respectively. Pressurizing FPC5 with a heat tool through adhesives 4 at the upper case section 31 of the auxiliary substrate 3, as continuously shown in drawing 4, it heats at 80·120 degrees C, adhesives 4 are stiffened, and it pastes up. The level difference 33 is formed between the upper case section 31 of the auxiliary substrate 3, and the lower-berth section 32 so that the display drive connection electrode 2 and the metal wiring 6 may be mostly located in a line on the same plane in this condition. Although what is necessary is just to make magnitude of a level difference 33 equal to a display panel 1 and the difference of the thickness of FPC5, since it can adjust by the thickness of adhesives 4, it is not necessary to make it strictly equal to the difference of both thickness.

[0018] If it is made for a heat tool to also hit the display drive connection electrode 2 of the display-panel substrate 1 when using a heat tool furthermore, it will become easy to arrange the height of the metal wiring 6 of FPC5 and the display drive connection electrode 2 of the display-panel substrate 1. Moreover, there should just be 0.1mm · 5mm of width-of-face sizes of the upper case section 31 of the auxiliary substrate 3 at least that what is necessary is just more greatly than the width of face of the input projection electrode 8 on a semiconductor chip 7. Moreover, there should just be 0.1mm · 5mm of width-of-face sizes of the lower-berth section 32 of the auxiliary substrate 3 that are larger than the width of face of the output projection electrode 9 on a semiconductor chip 7 at least, and what is necessary is just the magnitude which is not applied to the display-panel configuration section.

[0019] When liquefied, adhesives 4 are supplied to the upper case section 31 of the auxiliary substrate 3, and the lower berth section 32 of the auxiliary substrate 3 by the dispenser, and, in the case of film glue 4, are cut down and stuck on the magnitude corresponding to each. Anyway, adhesives 4 may be formed on the auxiliary substrate 3, or may be formed in the FPC5 and display-panel substrate 1 side, or whichever is sufficient as them. moreover, the PURASSU tic bead with which, as for adhesives 4, the particle size for adhesion thickness adjustment was less than [double sign 10%] equal to resin, such as epoxy, and glass fiber -- 5

· 30wt% ·· it is desirable to use what was mixed. It becomes easy for this to control the thickness of adhesives 4.

[0020] Next, with plating or a vacuum deposition method, the metal of copper metallurgy is used and the input projection electrode 8 and the output projection electrode 9 are formed in a semiconductor chip 7. The configurations of this input projection electrode 8 and the output projection electrode 9 have a desirable round shape with a diameter of 50-200 micrometers. Next, a constant rate is applied to the point of said input projection electrode 8 and the output projection electrode 9 for the electroconductive glue 10 which mixed the electric conduction grain at the adhesives of an epoxy system with print processes or a dip method. Then, as shown in drawing 5, doubling is performed for the location of a semiconductor chip 7, the display drive connection electrode 2 arranged to the display panel substrate 1, and the metal wiring 6 on FPC using a binocular microscope, and as shown in drawing 1, the output projection electrode 9 and the input projection electrode 8 are connected to the display drive connection electrode 2 and the metal wiring 6, respectively. It heat-treated at the temperature of 50-150 degrees C after this, and electroconductive glue 10 was stiffened. Thereby, electrical installation with good output projection electrode 9, display drive connection electrode 2 and input projection electrode 8, and metal wiring 6 was obtained. Finally the boundary region of FPC5, a semiconductor chip 7, and the display panel substrate 1 is filled up with the insulating resin 11 which consists of organic materials, such as an epoxy system and a rubber system, and heat hardening of the insulating resin 11 is carried out after that.

[0021] In mounting of the simple matrix method liquid crystal panel whose screen size is 4 inches of vertical angles, as a result of connecting the semiconductor chip for signal electrodes by the COG method and connecting the semiconductor chip for scan electrodes with the mounting structure of this invention, the good display image with few cross talks was obtained, and the phenomenon which a connection damages during mounting and after completion was not generated.

[0022] In explanation of the example of this invention, although the example which used the thermosetting epoxy resin explained the material of the auxiliary substrate 3, if it has moderate rigidity and there is thermal resistance of 200 degrees C or more, it can be chosen as freedom, such as a metal, a ceramic, and plastics. Moreover, although the example which used electroconductive glue explained the mounting structure of a semiconductor chip in explanation of the example of this invention, the same result was obtained, even if it used the photoresist, the different direction conductive liner sheet, and the conductive bead and connected the input projection electrode 8 of a semiconductor chip 7 and an output projection electrode, the display drive connection electrode 2 of the display-panel substrate 1, and the metal wiring 6 of FPC5 instead of electroconductive glue, respectively. In addition, when a photoresist is used, the insulating resin 11 shown in drawing 1 becomes unnecessary. Moreover, in drawing 3, after the image display portion of a liquid crystal display panel

completes adhesion with the lower-berth section 32 of the auxiliary substrate 3, and the display-panel substrate 1, it is carrying out, but in the production process before the image display portion of a liquid crystal display panel is completed, after forming the display drive connection electrode 2 in the display-panel substrate 1, the lower-berth section 32 of the auxiliary substrate 3 may be pasted.

[0023]

[Effect of the Invention] As stated above, the input resistance to a semiconductor chip can be connected by several ohms or less, making connection of display drive connection wiring of the output projection electrode of a semiconductor chip and a display-panel substrate which is the feature of the COG method by high density according to this invention, and when input power voltage is stabilized, the cross talk phenomenon of a display can be reduced. furthermore an auxiliary substrate reinforces a connection — mounting of a semiconductor chip — failure of a connection can be prevented also to in process or the external force accidentally added after completion, and connection reliability can be raised.

[Brief Description of the Drawings]

[Drawing 1] It is the \*\* type enlarged view showing the cross-section configuration of the mounting structure of the semiconductor chip in the example of this invention.

[Drawing 2] It is the \*\* type enlarged view showing the cross-section configuration of the auxiliary substrate in the example of this invention.

[Drawing 3] It is the \*\* type enlarged view showing the cross-section configuration of the mounting structure for explaining the connection production process in the example of this invention.

[Drawing 4] It is the \*\* type enlarged view showing the cross-section configuration of the mounting structure for explaining the connection production process in the example of this invention.

[Drawing 5] It is the \*\* type enlarged view showing the shape of a plan type of the mounting structure of the semiconductor chip in the example of this invention.

[Drawing 6] It is the \*\* type enlarged view showing the cross-section configuration of the mounting structure of the semiconductor chip in the conventional example.

[Drawing 7] It is the \*\* type enlarged view showing the cross-section configuration of the mounting structure of the semiconductor chip in the conventional example.

[Drawing 8] It is the \*\* type enlarged view showing the cross-section configuration of the mounting structure of the semiconductor chip in the conventional example.

[Description of Notations]

- 1 Display-Panel Substrate
- 2 Display Drive Connection Electrode
- 3 Auxiliary Substrate
- 4 Adhesives

- 5 Flexible Printing Substrate
- 6 Metal Wiring
- 7 Semiconductor Chip
- 8 Input Projection Electrode
- 9 Output Projection Electrode
- 10 Electroconductive Glue
- 11 Insulating Resin
- 12 Different Direction Conductive Liner Sheet
- 15 Alignment Mark
- 18 Input Projection Electrode
- 19 Output Projection Electrode
- 20 Display Panel
- 21 Input Connection Electrode
- 31 Upper Case Section
- 32 Lower-Berth Section
- 33 Level Difference

#### (19)日本国特許庁 (JP)

# (12) 公開特許公報(A)

(11)特許出顧公開番号

# 特開平9-33940

(43)公開日 平成9年(1997)2月7日

| (51) Int.Cl.6 |        | 識別記号 | <b>庁内整理番号</b> | FΙ   |        |      | 技術表示箇所 |
|---------------|--------|------|---------------|------|--------|------|--------|
| G02F          | 1/1345 |      |               | G02F | 1/1345 |      | N1     |
| HO1L          | 21/60  | 311  |               | H01L | 21/60  | 311S |        |

#### 審査請求 未請求 請求項の数1 OL (全 7 頁)


|          |                 |   | WHAT HAVE SEE THE  | 547 |
|----------|-----------------|---|--------------------|-----|
| (21)出願番号 | 特顧平7-178418     | (71)出願人                                 |                    |     |
|          |                 |   | シチズン時計株式会社         |     |
| (22)出願日  | 平成7年(1995)7月14日 |   | 東京都新宿区西新宿2丁目1番1号   |     |
|          |                 | (72)発明者                                 | 金子 靖               |     |
|          |                 |   | 埼玉県所沢市大字下富字武野840番地 | シ   |
|          | •               |   | チズン時計株式会社技術研究所内    |     |
|          |                 | (72)発明者                                 | 長嶋 孝行              |     |
|          |                 | ( = , , , , , , , , , , , , , , , , , , | 埼玉県所沢市大字下富字武野840番地 | 3,  |
|          |                 |   | チズン時計株式会社技術研究所内    |     |
|          |                 |   |                    |     |
|          |                 |   |                    |     |
|          |                 |   |                    |     |

## (54) 【発明の名称】 表示パネル駆動用半導体チップの実装構造

#### (57)【要約】

【構成】金属配線を有するFPCと、表示駆動接続電極を有する表示パネル基板と、前記FPCおよび前記表示パネル基板の両者にまたがり前記金属配線および前記表示駆動接続配線にそれぞれ導電性接着剤により接着されている入力突起電極および出力突起電極を有する半導体チップと、前記FPCおよび前記表示パネル基板の両者にまたがって裏打ちされ両者の当接部を補強する補助基板とからなる実装構造であって、前記補助基板は段差により高さの異なる上段部および下段部を有し、前記金属配線および前記表示駆動接続電極が、ほぼ同一平面上に並ぶように前者を上段部に後者を下段部にそれぞれ接着固定していることを特徴とする表示パネル駆動用半導体チップの実装構造。

【効果】入力抵抗の低減によりクロストーク現象が低減 し、かつ補助基板による補強で接続部の破損を防ぎ接続 信頼性が向上する。



30

1

#### 【特許請求の範囲】

【請求項1】 金属配線を有するフレキシブル印刷基板と、表示パネルの一部を構成し周辺部に表示駆動接続電極を有する表示パネル基板と、前記フレキシブル印刷基板および前記表示パネル基板の両者にまたがり前記金属配線および前記表示駆動接続配線にそれぞれ導電性接着剤により接着されている入力突起電極および出力突起電極を有する半導体チップと、前記フレキシブル印刷基板および前記表示パネル基板の両者にまたがって裏打ちされ両者の当接部を補強する補助基板とからなる実装構造であって、前記補助基板は段差により高さの異なる上段部および下段部を有し、前記金属配線および前記表示駆動接続電極が、ほぼ同一平面上に並ぶように前者を上段部に後者を下段部にそれぞれ接着固定していることを特徴とする表示パネル駆動用半導体チップの実装構造。

#### 【発明の詳細な説明】

#### [0001]

【産業上の利用分野】本発明は、液晶表示、エレクトロルミネセンス(EL)表示、発光ダイオード(LED)表示などの表示パネル基板と半導体チップとの接続構造 20に関し、特にフレキシブル印刷基板(以下、FPCと記載)を用い、表示パネル基板に半導体チップを直接接続するCOG法(Chip On Glass)による半導体チップの実装構造に関する。

#### [0002]

【従来の技術】表示パネルへの半導体チップを実装する 従来例としては、TAB法(TapeAutomate d Bonding)によってパッケージ化されたTC P(Tape Carrier Package)を表 示パネル基板に実装する方法がある。また、COG法 (Chip On Glass)により半導体チップを 直接表示パネル基板に接続し、電源および入力信号に関 わる表示パネル基板上の配線にFPCを実装する構造が ある

【0003】しかし、FPCと表示パネル基板との間の接続において、100μm以下の接続ピッチが必要な場合は、半導体チップ全面実装が可能なCOG法が用いられる。 以下、図6を用いて従来のCOG法について説明する。図6は、表示パネル基板1上に半導体チップ7とFPC5とを、COG法を用いて接続した状態の断面 40形状を示す模式拡大図である。

【0004】半導体チップ7に入力突起電極8と出力突起電極9をメッキ法や真空蒸着法で銅や金の金属を用いて形成する。つぎに前記入力突起電極8と出力突起電極9の先端部にエポキシ系の接着剤に導電粒を混入した導電性接着剤10を印刷法やディップ法で塗布する。その後双眼顕微鏡を用いて半導体チップ7と表示パネル基板1との位置を合わせ、ガラスからなる表示パネル基板1に配置した表示駆動接続電極2および入力接続電極21にそれぞれ出力突起電極9および入力突起電極8を接続50

する。前記表示駆動接続電極2および入力接続電極21 は、酸化インジュウムスズ(以下、ITOと記載)など の透明導電膜で構成されている。

【0005】さらに熱処理を行い導電性接着剤10を硬化させる。これにより出力突起電極9と表示駆動接続電極2および入力突起電極8と入力接続電極21は良好な電気的接続が得られる。その後半導体チップ7と表示パネル基板1の隙間にエポキシ系などの有機系材料からなる絶縁樹脂11を流し込み、熱処理を行い絶縁樹脂11を硬化させる。次にFPC5の金属配線6と表示パネル基板1の入力接続電極21とを位置合わせして、熱硬化性樹脂シートに導電粒を混入した異方導電性シートを用いて、入力接続電極21の外周部に当たるFPC接続部と金属配線6を接続する。

【0006】以上の方法で実装されたFPC5の金属配線6の抵抗値は1オーム以下と小さいが、入力接続電極21は抵抗の高いITOで形成されているので、入力抵抗が数十オーム以上になってしまう。従って半導体チップ7へ入力する電源電圧が安定せず、表示画像により電源電圧が変動し、表示パターン以外の表示が影響を受けるクロストーク現象が発生し易くなる。

【0007】そこでこの問題を解決するために半導体装置7の入力突起電極8とFPC5の金属配線6を導電性接着剤10を用いて直接接着する方法が考えられる。以下図7を用いてその例について説明する。ガラスからなる表示パネル基板1上の表示駆動接続電極2とFPC5上の金属配線6を双眼顕微鏡を用いて位置合わせを行い、表示パネル基板1とFPC5とを接着剤4を介して接着する。接着剤4は熱硬化性のエポキシ系接着剤などで液状、フィルム状のどちらでも良い。この時表示パネル基板1上の表示駆動接続配線2の面とFPC5上の金属配線6の面に段差が形成される。

【0008】次に半導体チップ7上に入力突起電極8と 出力突起電極19をメッキ法などで銅や金の金属を用い て形成する。この時入力突起電極8と出力突起電極19 とに段差ができるように出力突起電極19の高さを入力 突起電極8の高さより大きくする。この段差の値は金属 配線6を有するFPC5の厚さと前記接着剤の厚さを加 えたものと同一になるように形成する。次に入力突起電 極8と出力突起電極19の先端部にエポキシ系の接着剤 に導電粒を混入した導電性接着剤10を印刷法やディッ プ法で塗布する。その後双眼顕微鏡を用いて半導体チッ プ7と表示パネル基板1に配置した表示駆動接続電極2 とFPC上の金属配線6との位置を合わせを行い、表示 駆動接続電極2および金属配線6にそれぞれ出力突起電 極19および入力突起電極8を接続する。さらに熱処理 を行い導電性接着剤10を硬化させる。これにより出力 突起電極19と表示駆動接続電極2および入力突起電極 8と金属配線6は良好な電気的接続が得られる。

) 【0009】以上の方法によれば入力抵抗は数オーム以

下に低減される。従って半導体チップ 7 へ入力する電源電圧が安定し、表示パネルのクロストーク現象が改善されることになる。しかしながら半導体チップ 7 の入力突起電極 8 の高さが  $5\sim20~\mu$  mにたいして出力突起電極 1 9 の高さが  $110\sim130~\mu$  mと非常に高くなってしまう。この出力突起電極 1 9 の加工は可能であるが、電極としての安定性、導電性接着剤の塗布方法および量産性を考慮すると好ましくない。

【0010】そこで出力突起電極の高さと入力突起電極の高さをと同一として、かつ入力突起電極8と金属配線6を直接接着する方法が考えられる。以下図8を用いてその例について説明する。半導体チップ7に入力突起電極18と出力突起電極9をメッキ法や真空蒸着法で銅や金の金属を用いて形成する。つぎに前記出力突起電極9の先端部にエポキシ系の接着剤に導電粒を混入した導電性接着剤10を印刷法やディップ法で塗布する。その後、双眼顕微鏡を用いて表示パネル基板1の表示駆動接続電極2と、半導体チップ7に設けた出力突起電極9とを、入力突起電極18が表示パネル基板1の外部に出るようにして双眼顕微鏡を用いて位置合わせを行う。つづいて半導体チップ7を加圧して、表示パネル基板1に仮接続した状態で導電性接着剤10を加熱し硬化させる。

【0011】次に半導体チップ7の出力突起電極9の周 辺領域にエポキシ系や、ゴム系などの有機材料からなる 絶縁樹脂11を注入したのち加熱し硬化させる。この工 程では、入力突起電極18の周辺に絶縁樹脂11がまわ り込まないように注意する。次にFPC5に異方導伝性 シート12を仮接着する。また半導体チップ7は下向き の状態でFPC5の金属配線6と半導体チップ7の入力 突起電極18との位置合わせを行う。 つづいてFPC5 側から異方導伝性シート12を熱圧着してFPC5と半 導体チップ7を接着する。これによって金属配線6と入 力突起電極18が接続される。最後に図示はしていない がエポキシ系や、ゴム系樹脂をFPC5と半導体チップ 7の周辺に形成し各接続部を保護する。以上の方法によ れば出力突起電極9の高さは5~20μmにすることが できる。しかしながらこの実装構造も製造工程中あるい は完成後に外力が加わった場合接続部が破損する危惧が あり、量産性の面で好ましくない。

#### [0012]

【発明が解決しようとする課題】そこで本発明の課題は、表示パネルへ半導体チップをCOG法によって実装する場合において、FPCの金属配線と半導体チップの入力突起電極とを直接接続し、かつ表示パネルに外力が加わった場合でも破損しないよう接続部を補強することにより高い接続信頼性を備え、量産性に優れた半導体チップの実装構造を提供することにある。

#### [0013]

【課題を解決するための手段】上記の課題を解決するために本発明の表示パネル駆動用半導体チップの実装構造 50

は、金属配線を有するフレキシブル印刷基板と、表示パネルの一部を構成し周辺部に表示駆動接続電極を有する表示パネル基板と、前記フレキシブル印刷基板および前記表示パネル基板の両者にまたがり前記金属配線および前記表示駆動接続配線にそれぞれ導電性接着剤により接着されている入力突起電極および出力突起電極を有する半導体チップと、前記フレキシブル印刷基板および前記表示パネル基板の両者にまたがって裏打ちされ両者の当接部を補強する補助基板とからなる実装構造であって、前記補助基板は段差により高さの異なる上段部および下段部を有し、前記金属配線および前記表示駆動接続電極が、ほぼ同一平面上に並ぶように前者を上段部に後者を下段部にそれぞれ接着固定していることを特徴とする。

[0014]

【作用】上段部と下段部からなる段差を有する補助基板 の下段部に表示駆動接続電極を有する表示パネル基板を 接着し、次に上段部に金属配線を有するFPCを接着す る。この時、表示駆動接続電極と金属配線がほぼ同一平 面上に並ぶように補助基板の段差を表示パネル基板の厚 さとFPCの厚さとの差と同じ値に設定する。次にFP Cおよび表示パネル基板の両者にまたがり金属配線およ び表示駆動接続配線にそれぞれ半導体チップ上の入力突 起電極および出力突起電極を導電性接着剤により接続す る。この結果、金属配線と入力突起電極は導電性接着剤 を介して直接接続され半導体チップへの入力接続抵抗を 小さくし、入力する電源電圧を安定化することでクロス トーク現象を抑えることができる。さらに補助基板がF PCおよび表示パネル基板の両者にまたがって裏打ち し、金属配線と入力突起電極および表示駆動接続配線と 出力突起電極のそれぞれの接続部を補強する実装構造と なっている。この結果、半導体チップの実装工程中また は完成後に誤って加わる外力に対しても接続部の破損を 防止することができ接続信頼性を向上させることが可能 となる。

# [0015]

【実施例】本発明の実施例を図面に基づいて説明する。 図1は本発明の実施例の半導体チップの実装構造の断面 形状を示す模式拡大図である。図2は、本発明の実施例 における補助基板の断面形状を示す模式拡大図である。 40 図3および図4は、本発明の実施例の半導体チップの実 装方法の中間工程の断面形状を示す模式拡大図である。 図5は本発明の実施例の半導体チップの実装構造の平面 形状を示す模式拡大図である。

【0016】以下本発明の実施例について液晶表示装置における半導体チップの実装構造を例として説明する。図2に示す補助基板3は、熱硬化性のエポキシ樹脂からなり、金型を用いて成形加工したものであり、上段部31および下段部32を有する。次に図3に示すようにガラスからなり、周辺部に表示駆動接続電極2を配置した表示パネル基板1を補助基板3の下段部32に、接着剤

4を介してヒートツールで加圧しながら80~120℃ に加熱し接着剤4を硬化させ接着した。上記表示駆動接 続電極2は、ITOなどの透明導電膜で構成されてい る。

【0017】次に図5に示すように補助基板3の下段部32に接着した表示パネル基板1ととFPC5とにそれぞれ設けた位置合わせマーク15を用いて位置合わせを行う。つづいて図4に示すように補助基板3の上段部31にFPC5を接着剤4を介してヒートツールで加圧しながら80~120℃に加熱し接着剤4を硬化させ接着する。この状態で表示駆動接続電極2と金属配線6とがほぼ同一平面上に並ぶように補助基板3の上段部31と下段部32との間に段差33が設けられている。段差33の大きさは表示パネル1とFPC5の厚さの差と等しくすれば良いが、接着剤4の厚さで調整できるので、厳密に両者の厚さの差に等しくする必要はない。

【0018】さらにヒートツールを用いるとき表示パネル基板1の表示駆動接続電極2にもヒートツールが当たるようにすればFPC5の金属配線6と表示パネル基板1の表示駆動接続電極2との高さを揃えることが容易となる。また、補助基板3の上段部31の幅寸法は、すくなくとも半導体チップ7上の入力突起電極8の幅よりも大きければよく、0.1mm~5mmあればよい。また補助基板3の下段部32の幅寸法は、すくなくとも半導体チップ7上の出力突起電極9の幅よりも大きく、また表示パネル構成部に掛からない大きさであればよく、0.1mm~5mmあればよい。

【0019】接着剤4は、液状の場合は、ディスペンサで補助基板3の上段部31および補助基板3の下段部32に供給し、フィルム状接着剤4の場合はそれぞれに対30応する大きさに切り出して張り付ける。いずれにしても接着剤4は、補助基板3上に設けても、或いはFPC5側および表示パネル基板1側に設けても、どちらでもよい。また接着剤4は、エポキシ等の樹脂に接着厚さ調整用の粒径がプラスマイナス10%以内で揃ったプラッスチックビーズや、ガラスファイバーを5~30wt%混入したものを使用するのが望ましい。これにより接着剤4の厚さを制御することが容易となる。

【0020】つぎに半導体チップ7に入力突起電極8と出力突起電極9をメッキ法や真空蒸着法で銅や金の金属を用いて形成する。この入力突起電極8と出力突起電極9の形状は直径50~200μmの円形が好ましい。つぎに、前記入力突起電極8と出力突起電極9の先端部に工ポキシ系の接着剤に導電粒を混入した導電性接着剤10を印刷法やディップ法で一定量を塗布する。その後、図5に示すように双眼顕微鏡を用いて半導体チップ7と表示パネル基板1に配置した表示駆動接続電極2とFPC上の金属配線6との位置を合わせを行い、図1に示すように表示駆動接続電極2および金属配線6にそれぞれ出力突起電極9および入力突起電極8を接続する。

この後50~150℃の温度で加熱処理を行い導電性接着剤10を硬化させた。これにより出力突起電極9と表示駆動接続電極2および入力突起電極8と金属配線6は良好な電気的接続が得られた。最後にFPC5と半導体チップ7、および表示パネル基板1の周辺領域にエポキシ系や、ゴム系などの有機材料からなる絶縁性樹脂11を充填し、その後、絶縁性樹脂11を加熱硬化させる。

【0021】画面サイズが対角4インチの単純マトリックス方式液晶パネルの実装において、信号電極用半導体チップはCOG法で接続し、走査電極用半導体チップを本発明の実装構造で接続した結果、クロストークの少ない良好な表示画像が得られ、実装中および完成後においても接続部が破損する現象は発生しなかった。

【0022】本発明の実施例の説明では、補助基板3の 材料を熱硬化性のエポキシ樹脂を使用した例で説明した が適度な剛性を持ち、200℃以上の耐熱性があれば、 金属、セラミック、プラスチック等自由に選択できる。 また、本発明の実施例の説明では、半導体チップの実装 構造を導電性接着剤を使用した例で説明したが、導電性 接着剤の代わりに、光硬化性樹脂や異方導電性シートや 導電性ビーズを使用して、半導体チップ7の入力突起電 極8および出力突起電極と、表示パネル基板1の表示駆 動接続電極2およびFPC5の金属配線6とをそれぞれ 接続しても、同様の結果が得られた。なお、光硬化性樹 脂を使用した場合は図1に示す絶縁樹脂11は不要とな る。また図3では補助基板3の下段部32と表示パネル 基板1との接着を液晶表示パネルの画像表示部分が完成 した後で行っているが、液晶表示パネルの画像表示部分 が完成する前の工程において、表示パネル基板1へ表示 駆動接続電極2を形成した後に補助基板3の下段部32 に接着してもよい。

#### [0023]

【発明の効果】以上に述べたように本発明によれば、C OG法の特徴である半導体チップの出力突起電極と表示パネル基板の表示駆動接続配線の接続を高密度で実現しながら、半導体チップへの入力抵抗を数オーム以下で接続でき、入力電源電圧が安定することにより表示装置のクロストーク現象を低減することができる。さらに補助基板が接続部を補強することにより半導体チップの実装工程中または完成後に誤って加わる外力に対しても接続部の破損を防止することができ接続信頼性を向上させることができる。

#### 【図面の簡単な説明】

【図1】本発明の実施例における半導体チップの実装構造の断面形状を示す模式拡大図である。

【図2】本発明の実施例における補助基板の断面形状を 示す模式拡大図である。

【図3】本発明の実施例における接続工程を説明するための実装構造の断面形状を示す模式拡大図である。

50 【図4】本発明の実施例における接続工程を説明するた

7

めの実装構造の断面形状を示す模式拡大図である。

【図5】本発明の実施例における半導体チップの実装構造の平面形状を示す模式拡大図である。

【図6】従来例における半導体チップの実装構造の断面 形状を示す模式拡大図である。

【図7】従来例における半導体チップの実装構造の断面 形状を示す模式拡大図である。

【図8】従来例における半導体チップの実装構造の断面 形状を示す模式拡大図である。

#### 【符号の説明】

- 1 表示パネル基板
- 2 表示駆動接続電極
- 3 補助基板
- 4 接着剤
- 5 フレキシブル印刷基板


6 金属配線

- 7 半導体チップ
- 8 入力突起電極
- 9 出力突起電極
- 10 導電性接着剤
- 11 絶縁樹脂
- 12 異方導電性シート
- 15 位置合わせマーク
- 18 入力突起電極
- 10 19 出力突起電極
  - 20 表示パネル
  - 21 入力接続電極
  - 31 上段部
  - 32 下段部
  - 33 段差

【図1】


【図2】

8




【図3】 【図4】 20.表示パネル 20.表示パネル 2.表示驱動接続 2.表示驅動接続 電極 電極 6.金属配線 1.表示ハネル基板 1. 表示パネル基板 4. 接着剂 3. 補助基板 5.FPC 3. 補助基板 4.接着剂


【図5】



【図6】



# 【図7】



【図8】

